Part Number Hot Search : 
B865660 ADCMP562 256P30 SK121 101MF RFR4104 12T20 1822A0
Product Description
Full Text Search
 

To Download BGB100 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 DISCRETE SEMICONDUCTORS
DATA SHEET
BGB100 0 dBm TrueBlue radio module
Preliminary specification 2002 Jan 03
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
FEATURES * Plug-and-play Bluetooth class 2 radio module, needs only external antenna and reference clock * Small dimensions (12.25 x 9.8 x 1.9 mm) * Fully compliant to Bluetooth Radio Specification v1.1 * High sensitivity (typical -80 dBm) * Advanced DC offset compensation for improved reception quality * RSSI with high dynamic range * Simple interfacing to baseband controller, control by 3-wire serial bus * Internal shielding for better EMI (Electro Magnetic Interference) immunity. APPLICATIONS Bluetooth transceivers in: * Cellular phones * Laptop computers * Personal digital assistants * Consumer applications.
BGB100
DESCRIPTION The BGB100 TrueBlue Bluetooth radio module is a short-range radio transceiver for wireless links operating in the globally available ISM band, between 2402 and 2480 MHz. It is composed of a fully integrated, state-of-the-art near-zero-IF transceiver chip, an antenna filter for out-of-band blocking performance, a TX/RX switch, TX and RX baluns, the VCO resonator and a basic amount of supply decoupling. The device is a "Plug-and Play" module that needs no external components for proper operation. Robust design allows for untrimmed components, giving a cost-optimized solution. Demodulation is done in open-loop mode to reduce the effects of reference frequency breakthrough on reception quality. An advanced offset compensation circuit compensates for VCO drift and RF frequency errors during open-loop demodulation, under control by the baseband processor. The circuit is integrated on a ceramic substrate. It is connected to the main PCB through a LGA (Land Grid Array). The RF port has a normalized 50 impedance and can be connected directly to an external antenna, with a 50 transmission line.
The interfacing to the baseband processor is very simple, which leads to a low-power solution. Control of the module operating mode is done through a 3-wire serial bus and one additional control signal. TX and RX data I/O lines are analogue-mode interfaces. A high-dynamic range RSSI output allows near-instantaneous assessment of radio link quality. Frequency selection is done internally by a conventional synthesizer. It is controlled by the same serial 3-wire bus. The synthesizer accepts reference frequencies of 12, 13, 16 and 26 MHz. This reference frequency should be supplied by an external source. This can be a dedicated (temperature compensated) crystal oscillator or be part of the baseband controller. The circuit is designed to operate from 3.0 V nominal supplies. Separate ground connections are provided for reduced parasitic coupling between different stages of the circuit. There is a basic amount of RF supply decoupling incorporated into the circuit. The envelope is a leadless SOT649A package with a plastic cap.
CAUTION This product is supplied in anti-static packing to prevent damage caused by electrostatic discharge during transport and handling. For further information, refer to Philips specs.: SNW-EQ-608, SNW-FQ-302A and SNW-FQ-302B.
2002 Jan 03
2
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
PINNING PIN 1,4,7,9, 12,17,18, 19,20,22, 23 2 3 5 6 8 10 11 13 14 15 16 21 NAME GND ground
1 2 3 4 5 6
BGB100
DESCRIPTION
7
VS1
supply (for VCO, buffer and synthesizer) received data output received signal strength indicator 3-wire bus data input 3-wire bus enable input 3-wire bus clock input supply (for RX part, TX part)
22 21 20 19
8 9 10 11
T_GFSK transmit data input R_DATA RSSI S_DATA S_EN S_CLK VS2 NC ANT
REFCLK reference clock input
18 17 16 15 14 13 12
DCXCTR DC extractor control signal not connected antenna input/output
Pin 23 represents the inner 5 x 4 = 20 LGA pads
Fig.1 Simplified outline
BLOCK DIAGRAM
BGB100
PLL loop filter
VCO tank
Regulator
T_GFSK REFCLK
Control logic Synthesizer
X2
S_EN S_CLK S_DATA
Demod
Tx balun + filter RF IC
DC extractor
Vs1 Vs2 GND R_DATA DCXCTR RSSI Supply decoupling Rx balun + filter Tx/Rx switch
Band pass filter ANT
Fig.2 Block diagram. 2002 Jan 03 3
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
QUICK REFERENCE DATA VS = 3.0 V; Tamb = 25 C; unless otherwise specified. SYMBOL VS IS1 + IS2 PARAMETER nominal supply voltage total supply current during RX guard space during demodulation during TX guard space during transmission in power-down mode Sens Pout f0 fref Tamb Note receiver sensitivity output power RF frequency reference input frequency operating ambient temperature(1) BER = 0.1 % under standard conditions at nominal settings CONDITIONS - - - - - - -4 2402 12 -10 MIN. 2.8 3 25 60 36 34 10 -80 -1.5 - - - TYP. - 72 - 40 60 -73 +4
BGB100
MAX. 3.6 V
UNIT mA mA mA mA A dBm dBm MHz MHz C
2480 26 55
1. In combination with the adaptive temperature-compensation scheme provided by the baseband processor FUNCTIONAL DESCRIPTION Control The BGB100 TrueBlue Bluetooth Radio Module is controlled by a baseband processor via the serial 3-wire bus. These 3 wires are data (S_DATA), clock (S_CLK) and enable (S_EN). Data sent to the device is loaded in bursts framed by S_EN. Data and clock (S_DATA and S_CLK) signals are ignored until S_EN goes low. The programmed information is read directly into the internal registers when S_EN goes high. S_DATA and S_EN should be stable around the rising edges of S_CLK. There are internal pull-down resistors on all these three pins. Only the last 32 bits serially clocked into the device are retained within the register. Additional (leading) bits are ignored, and no check is made on the number of bits received. The data format is shown in table 1. The first data bit entered is b31, the last one b0. The S_EN high-to-low transition also controls the opening of the PLL. A short S_EN high pulse at the end of a time slot, either TX or RX, serves to reset and power-down the IC. This can be omitted, at the cost of extra power consumption. In addition to the 3-wire serial bus, there is one control signal used for accurate timing of functions within the IC, under control by the baseband processor. This is the DCXCTR signal, to control (in RX mode) the three subsequent operating modes of the DC compensation circuit: coarse offset estimation during the early part of the Access Code, accurate offset estimation during the Barker sequence and the trailer, retention of the offset information during the payload. Transmit mode The BGB100 TrueBlue Bluetooth Radio Module contains a fully integrated transmitter function. The RF channel frequency is selected in a conventional synthesizer, which is controlled via the serial 3-wire bus. The VCO is directly modulated by the signal present on the T_GFSK connection. The Gaussian filtering should therefore be performed externally. The DC bias voltage for this pin should already be present during the S_EN programming pulse, so that the PLL can correct for possible frequency errors that might otherwise occur. Also in RX mode, this pin should be connected to a well-defined and stable DC voltage. The robust design of the VCO makes it unnecessary to trim its freerunning frequency. This leads to a lower component cost. A carefully designed PLL loop filter keeps frequency drift during open-loop modulation down to a very low value.
2002 Jan 03
4
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
BGB100
The output stage of the transmit chain active part is balanced, for reduced spurious emissions (EMC). It is connected through a balun (balanced-to-unbalanced) circuit to the TX/RX switch. This switch is controlled by internal logic circuits in the active die. The balun circuit has built-in selectivity, to further reduce out-of-band spurious emissions. Receive mode Also the receiver functionality is fully integrated. It is a near-zero-IF (1 MHz) architecture with active image rejection. The sensitive RX input of the active die is a balanced configuration, in order to reduce unwanted (spurious) responses. The balun structure to convert from unbalanced to balanced signals has built-in selectivity. This suppresses GSM-900 frequencies by more than 40 dB. For better immunity to DCS, DECT, GSM-1800 and W_CDMA signals, an extra band-pass filter has been included. The synthesizer PLL may be switched off during demodulation. This reduces the effects that reference frequency breakthrough may have on receiver sensitivity and adjacent channel selectivity, and also reduces the power consumption. The demodulator contains an advanced DC offset compensation circuit. This reduces the effects of frequency mismatch between (remote) transmitter and receiver. These may be caused by differences in reference frequency, but also by frequency drift during open-loop modulation and demodulation. Because the VCO is directly modulated by the signal present at the T_GFSK pin, this pin should be connected to a well-defined and stable DC bias voltage, also when in RX mode. Moreover, this bias voltage should already be present during the S_EN programming pulse. In this way, the PLL can correct for possible frequency offsets that might otherwise occur. The demodulated RF signal is compared against a reference (slicer) value and then output. This reference voltage is derived from the demodulated output signal itself, by the DC extractor circuit. It operates in three subsequent phases, controlled by the DCXCTR signal: * In the first phase, during the preamble and the early part of the Acess Code, a Min/Max detector provides a crude but fast estimate of the required DC voltage. The DCXCTR line should be low during this phase. * When the DCXCTR line is pulled high, this crude estimate is used as an initial estimate for an integrator circuit that provides an accurate estimate of the required DC voltage. This is the second phase. The DC value obtained is derived from the Barker sequence and the trailer, which together make up the final 10 bits of the Acess Code. The DCXCTR line should be pulled high 20 s before the trailer sequence is expected to end (there is a 10 s timing uncertainty between the expected and the actual end of the trailer sequence). * Exactly at the end of the trailer, the DCXCTR line must be pulled low again. The device now enters the third phase, during which the estimate of the offset voltage that was obtained during phases one and two is retained. A small and slow variation to compensate carrier frequency drift can still be tracked. An RSSI output with a high dynamic range of more than 50 dB provides near-instantaneous information on the quality of the signal received. Due to the IF frequency at 1 MHz, in RX mode the VCO frequency should be 1 MHz higher than the channel frequency. This should be taken care of by the baseband controller. Power-down mode In Power-down mode, current consumption is reduced to below 60 A. The 3-wire bus inputs present a high-ohmic resistance to ground.
2002 Jan 03
5
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
Table 1 Bit allocation REGISTER BIT ALLOCATION(1) Data field FIRST IN b31 0 LAST IN see b15 above 0 Notes 1. In normal operation, 32 bits are programmed into the register. 2. bits b26 to b23 can be used for adaptive temperature compensation by the baseband. 3. ref: bits `ref1' and `ref0' define the reference frequency (see Table 3). 4. pwr: bits `pwr1' and `pwr0' define the the typical output power (see Table 4). 5. trx: bit `trx' = 1 forces the IC into RX mode. 6. pll: bit `pll' = 1 forces the synthesizer PLL to remain on during the entire (TX or RX) slot. 7. Bit b7 is the MSB of the frequency control word composed of (b7, b6, b5, b4, b3, b2, b1 and b0). 8. The VCO frequency is equal to 2304 + d[b7:b0] (see Table 2). Table 2 b7 Channel frequency programming examples b6 b5 b4 b3 b2 b1 b0 MAIN DIVIDER RATIO 2304 + n 0 0 0 0 1 1 0 0 0 1 0 1 2402 2403 2480 2481 SYNTHESIZED FREQUENCY (MHz) 1.0 x (2304 +n) 2402 2403 2480 2481 b14 0 b13 ref1
(3)
BGB100
b30 0
b29 0
b28 0
b20 0
b26
(2)
b25
(2)
b24
(2)
b23
(2)
b22 1
b21 0
b20 0
b19 0
b18 1
b17 1
b16 0
see below
1
0
1
0
b12 ref0
(3)
b11
b10
b9
b8 trx
(5) (6)
b7 to b0 (7) main divider programming (8)
pwr1 pwr0 pll
(4) (4)
CHANNEL FREQUENCY
Binary equivalent of n 0 0 1 1 Table 3 1 1 0 0 1 1 1 1 0 0 1 1 0 0 0 0
TX channel 1 RX channel 1 TX channel 2 RX channel 78 TX channel 79 RX channel 79
Reference frequency programming b13 0 0 1 1 b12 0 1 0 1 REFERENCE DIVIDER RATIO 12 16 13 26 REFERENCE INPUT FREQUENCY 12 MHz 16 MHz 13 MHz 26 MHz
2002 Jan 03
6
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
Table 4 Typical output programming b11 0 0 1 1 b10 0 1 0 1
BGB100
TYPICAL OUTPUT POWER -4.5 dBm -1.5 dBm (nominal value) 1.5 dBm 3.5 dBm
LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 134). SYMBOL VS1, VS2 GND Ptot PD Tstg Tj PARAMETER supply voltage input control pin voltage difference in ground supply voltage between ground pins total power dissipation drive power at receiver input storage temperature junction temperature CONDITIONS MIN. -0.3 -0.3 - - - -55 - VS 0.01 tbd 0 85 150 MAX. 3.6 V V V W dBm C C UNIT
THERMAL CHARACTERISTICS SYMBOL Rth j-a PARAMETER thermal resistance from junction to ambient VALUE tbd UNIT K/W
SPURIOUS EMISSIONS The conducted and radiated out-of-band spurious emissions in all operating modes are fully compliant with the Regulatory Requirement FCC Part 15.247,C and ETS 300 328 (subclause 5.2.4.). ESD PRECAUTIONS Inputs and outputs are protected against electrostatic discharge (ESD) during handling and mounting. A human-body model (HBM) and a machine model (MM) are used for ESD susceptibility testing. All pins withstands the following threshold voltages: PARAMETER ESD threshold voltage METHOD HBM (JESD22-A114-B) MM (JESD22-A115-A) VALUE 3500 V 300 V CLASS 2 2
2002 Jan 03
7
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
BGB100
CHARACTERISTICS VCC = 3.0 V;Tamb = 25 C; fdev = 160 kHz; unless otherwise specified. Characteristics for which only a typical value is given are not tested. SYMBOL Supply VS1, VS2 IS1 + IS2 nominal supply voltage total supply current during RX guard space during RX (PLL off) during TX guard space during TX (PLL off) power-down mode Frequency selection fref fref Vref(min) Ri Ci f1 slot f3, 5 slots ICFT tPLL fRF kMOD Po Po 1 MHz Initial Carrier Frequency Tolerance PLL settling time across entire band reference input frequency reference frequency inaccuracy sinusoidal input signal level input resistance (real part of the input impedance) input capacitance (imaginary part of the input impedance) carrier drift RMS value at 13MHz at 13MHz over 1 TX slot over 3, 5 TX slots (DM3, DH3, DM5, DH5 packets) tbd 250 - - -25 -40 -75 - 2402 - -4 - 12,13, 16,26 - - 2 2.5 0 0 0 150 - 400 -1.5 - tbd 500 - - 25 40 75 200 MHz ppm mV k pF kHz kHz kHz s MHz kHz/V dBm dBc 2.8 - - - - - 3.0 25 60 36 34 10 3.6 - 72 - 40 60 V mA mA mA mA A PARAMETER CONDITIONS MIN. TYP. MAX. UNIT
Transmitter performance RF frequency VCO modulation gain output power adjacent channel output power over full temperature and supply range from T_GFSK (pad 3) to antenna (pad 21): note 2 wanted channel; bits b11, b10 = 0, 1 at 1 MHz offset; measured in 100 kHz bandwidth; referred to wanted channel normalized to Zo = 50 referred to wanted output level; fRF = 2450 MHz; fVCO = 1225 MHz 2480 - 4 -20
VSWR H1, VCO H3, VCO H4, VCO H6, VCO
voltage standing wave ratio VCO frequency feedtrough VCO VCO 3rd 6th harmonic harmonic VCO 4th harmonic
- - - - -
1.5 tbd tbd tbd tbd
- tbd tbd tbd tbd dBc dBc dBc dBc
2002 Jan 03
8
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
BGB100
SYMBOL
PARAMETER out of band spurious emissions (conducted)
CONDITIONS 30 MHz to 1 GHz 1 GHz to 12.75 GHz 1.8 GHz to 1.9 GHz 5.15 GHz to 5.3 GHz
MIN. - - - - - - -20 - 2402 - - - -
TYP. tbd tbd tbd tbd -80 - - 1.5 - 0.5 1.3 tbd 25
MAX. -36 -30 -47 -47 -73 -70 - - 2480 - - 50 -
UNIT dBm dBm dBm dBm
Receiver performance SENS sensitivity for BER = 0.1 % without carrier offset with carrier offset up to 55 kHz under extreme test conditions Pi max VSWR fRF VRSSI Ton IM3 maximum input power in one channel voltage standing wave ratio RF input frequency RSSI voltage (monotonic over range -86 dBm to -36 dBm) wake up time from the power up signal to correct RSSI output intermodulation rejection BER < 0.1 % normalized to Zo = 50 over full temperature and supply range Pin = -86 dBm Pin = -36 dBm No external capacitor on the RSSI pin; Rload > tbf k wanted signal -64 dBm; Interferers 5 and 10 channels away; BER < 0.1 % wanted signal -60dBm; BER < 0.1 % wanted signal -60dBm; BER < 0.1 % wanted signal -60dBm; BER < 0.1 % wanted signal -60dBm; BER < 0.1 % wanted signal -67dBm; BER < 0.1 % wanted signal -67dBm; BER < 0.1 % dBm dBm dBm
MHz V V s dBc
RCO RC/I 1MHz RC/I -2MHz RC/I Image RC/I Image
1MHz
co-channel rejection adjacent channel rejection ( 1 MHz) bi-adjacent channel rejection (N-2) rejection at image frequency (N+2) rejection at image-adjacent frequency (N+3) in-band interference rejection ratio, three or more channels away, except (N+3) and spurious response frequencies rejection at five spurious response frequencies in the range [2400 MHz to (N-3) or (N+4) to 2480 MHz]
-14 -4 30 6 16 40
-11 0 35 10 20 -
- - - - - -
dBc dBc dBc dBc dBc dBc
RC/I 3MHz
RC/I spurious
wanted signal -67dBm; BER < 0.1 %
37
40
-
dBc
2002 Jan 03
9
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
BGB100
SYMBOL
PARAMETER out of band blocking
CONDITIONS wanted signal -67dBm; CW interferer level range 30 MHz to 2 GHz range 2 GHz to 2400 MHz range 2500 MHz to 3 GHz range 3 GHz to 12.75 GHz
MIN.
TYP.
MAX.
UNIT
-10 -27 -27 -10
- - - - tbd
- - - - -
dBm dBm dBm dBm dBm
wanted signal -67dBm; GSM - modulated signal between 880 and 915 MHz (GSM-900 uplink) wanted signal -67dBm; GSM modulated signal between 1800 and 1785 MHz (GSM-1800 uplink) spurious emissions FTLOrf LO to RF feedthrough 30 MHz to 1 GHz 1 GHz to 12.75 GHz measured at 2450MHz -
tbd
-
dBm
- - - 1.4 - -5 - - 2.1 -0.3 - - - - -
tbd tbd tbd - - - 10 1 - - tbd 10 1 tbd tbd
-36 -30 -47 VS 0.4 5 - - 2.4 0.4 - 30 - - -
dBc dBc dBc
Interface (logic) inputs and outputs; pins S_DATA, S_CLK, S_EN, DCXCTR, R_DATA, T_GFSK VIH VIL Ibias fS_CLKmax tS_ENmin VOH VOL HIGH-level input voltage LOW-level input voltage input bias current maximum 3-wire bus frequency minimum S_EN pulse duration HIGH-level output voltage LOW-level output voltage HIGH or LOW level note 4 to switch off the module: note 3 for R_DATA output for R_DATA output at 500 kHz at 500 kHz note 2 at 500 kHz at 500 kHz note 3 V V A MHz s V V pF V pF
RR_DATA, load real part of the R_DATA load admittance CR_DATA, load imaginary part of the R_DATA load admittance VT_GFSK,DC RT_GFSK,in CT_GSFK, in Notes T_GFSK DC voltage real part of the T_GFSK input admittance imaginary part of the T_GFSK input admittance
1. The actual VCO frequency is one-half the programmed frequency. It is doubled internally. 2. T_GFSK is DC coupled. The DC voltage must be supplied by the baseband processor. 3. VIH should never exceed 3.6V. 4. See detailed timing information.
2002 Jan 03
10
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
TIMING DIAGRAMS
BGB100
S_DATA S_CLK S_EN
31 30 29
210
32 clock cycles
t3
3-wire serial bus timing
TX packet S_CLK/DATA REFCLK
t1 t2 t1 t2
RX packet
S_EN
t3 t4 t5 t9 t7 t3 t4 t6 t7
T_GFSK
t8
R_DATA
t10
DCXCTR
t11 t12
Fig.3 Timing diagram.
2002 Jan 03
11
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
Timing Parameters
BGB100
PARAMETER t1 t2 t3 t4 t5 t6 t7 t8 t9 t10 t11 t12 Notes
DESCRIPTION S_DATA last bit to REFCLK enable S_EN falling edge to REFCLK disable S_DATA last bit to S_EN rising edge S_EN width T_GFSK last bit to S_EN pulse start R_DATA last bit to S_EN pulse start S_EN pulse width S_DATA last bit to T_GFSK DC bias S_EN falling edge to T_GFSK first data bit S_EN falling edge to R_DATA earliest data bit S_EN falling edge to DCXCTR high DCXCTR width note 4 note 5 note 2 note 3 note 1
CONDITIONS
MIN. 0.1 - 0.1 180 - - - 0.1 - 15 - -
TYP. - 2 - 185 2 2 2 - 2 20 64 20
UNIT s s s s s s s s s s s s
1. The S_EN signal going high switches the synthesiser on if preceded by S_DATA / S_CLK activity; the S_EN signal going low disables the synthesizer in order to perform open-loop modulation or demodulation. Simultaneously, it enables the receiver chain in RX mode. The length of the S_EN signal should be long enough for the synthesizer loop to settle. 2. A single short S_EN pulse (without preceding S_DATA / S_CLK activity) serves to power-down the IC. It may be omitted at the cost of increased power consumption. Any subsequent S_EN pulse without preceding S_DATA / S_CLK activity toggles between power-up and power-down states, but brings the module into an undefined power-up state. This mode should be avoided. 3. Because the VCO is directly modulated by the T_GFSK signal, the DC level on this pin should be present early on during the synthesizer settling phase. Also in RX mode, there should be a well-defined and stable DC voltage on this pin. 4. The DCXCTR signal should go high 20 s before the expected end of the trailer sequence. 5. The DCXCTR signal should go low at the actual end of the trailer sequence. The timing for this transition should be directly derived from the Acess Code detection algorithm inside the baseband processor.
2002 Jan 03
12
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
SOLDERING The indicated temperatures are those at the solder interfaces. Advised solder types are types with a liquidus less than or equal to 210 C. Solder dots or solder prints must be large enough to wet the contact areas. Soldering can be carried out using a conveyor oven, a hot air oven, an infrared oven or a combination of these ovens. A double reflow process is permitted. Hand soldering is not recommended because of the nature of the contacts. The maximum allowed temperature is 250 C for a maximum of 5 seconds. The maximum ramp-up is 10 C per second. The maximum cool-down is 5 C per second. Cleaning The following fluids may be used for cleaning: * Alcohol * Bio-Act (Terpene Hydrocarbon) * Acetone. Ultrasonic cleaning should not be used since this can cause serious damage to the product. Packing
0 0 1 2 3 4 100
handbook, halfpage
BGB100
300
MGM159
T (C) 200
t (min)
5
Fig.5 Recommended reflow temperature profile.
An extended packing / SMD specification can be found in document RNR-T49D-2183.
2002 Jan 03
13
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
PACKAGE OUTLINE
BGB100
SOT649A
1
2
3
4
5
6
7
22 21 20 19
8 9 10 11
Fig.6
18 17 16 15 14 13 12
2002 Jan 03
14
Philips Semiconductors
Preliminary specification
0 dBm TrueBlue radio module
DATA SHEET STATUS DATA SHEET STATUS(1) Objective data PRODUCT STATUS(2) Development DEFINITIONS
BGB100
This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.
Preliminary data
Qualification
Product data
Production
Notes 1. Please consult the most recently issued data sheet before initiating or completing a design. 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
DEFINITIONS Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
DISCLAIMERS Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.
2002 Jan 03
15
Philips Semiconductors - a worldwide company
Contact information For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.
(c) Koninklijke Philips Electronics N.V. 2001 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.
SCA73
The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.
Printed in The Netherlands
budgetnum/ed/pp16
Date of release: 2002
Jan 03
Document order number:
9397 750 09278


▲Up To Search▲   

 
Price & Availability of BGB100

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X